Socket2Socket_Lead

System Verilog, UVM, Test planning, Test bench development, test development, simulatin and debugging, coverage analysis, verification signoff